Publications
Export 2 results:
Author Title Type [ Year] Filters: Keyword is hardware synthesis [Clear All Filters]
2010. FPGA-based design and implementation of the 3GPP-LTE physical layer using parameterized synchronous dataflow techniques. 2010 IEEE International Conference on Acoustics Speech and Signal Processing (ICASSP). :1510-1513.
2004. Systematic exploitation of data parallelism in hardware synthesis of DSP applications. Acoustics, Speech, and Signal Processing, 2004. Proceedings. (ICASSP '04). IEEE International Conference on. 5:V-229-32vol.5-V-229-32vol.5.