Export 9 results:
Author Title Type [ Year(Asc)]
Filters: Keyword is memory  [Clear All Filters]
Horak MN, Nowick SM, Carlberg M, Vishkin U.  2011.  A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on. 30(4):494-507.
Keceli F, Tzannes A, Caragea GC, Barua R, Vishkin U.  2011.  Toolchain for Programming, Simulating and Studying the XMT Many-Core Architecture. Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW), 2011 IEEE International Symposium on. :1282-1291.
Wei Z, JaJa JF.  2010.  Optimization of linked list prefix computations on multithreaded GPUs using CUDA. Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on. :1-8.
Brakerski Z, Kalai YT, Katz J, Vaikuntanathan V.  2010.  Overcoming the Hole in the Bucket: Public-Key Cryptography Resilient to Continual Memory Leakage. Foundations of Computer Science (FOCS), 2010 51st Annual IEEE Symposium on. :501-510.
Kim J, JaJa JF.  2007.  Component-based Data Layout for Efficient Slicing of Very Large Multidimensional Volumetric Data. Scientific and Statistical Database Management, 2007. SSBDM '07. 19th International Conference on. :8-8.
JaJa JF, Ryu K W.  1996.  The block distributed memory model. Parallel and Distributed Systems, IEEE Transactions on. 7(8):830-840.
Bader DA, JaJa JF.  1996.  Practical parallel algorithms for dynamic data redistribution, median finding, and selection. Parallel Processing Symposium, 1996., Proceedings of IPPS '96, The 10th International. :292-301.
JaJa JF, Ryu K W.  1994.  The block distributed memory model for shared memory multiprocessors. Parallel Processing Symposium, 1994. Proceedings., Eighth International. :752-756.
Krishnamurthy S, JaJa JF.  1990.  An efficient parallel algorithm for channel routing. Computer Design: VLSI in Computers and Processors, 1990. ICCD '90. Proceedings., 1990 IEEE International Conference on. :400-403.