%0 Conference Paper
%B Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on
%D 2010
%T Optimization of linked list prefix computations on multithreaded GPUs using CUDA
%A Wei, Zheng
%A JaJa, Joseph F.
%K 200
%K accesses;fine
%K accesses;linked
%K Bandwidth
%K C1060;cell
%K computations;extremely
%K computations;multithreaded
%K CUDA;MTA;NVIDIA
%K GeForce
%K GPUs;optimization;prefix
%K grain
%K high
%K list
%K memory
%K Parallel
%K prefix
%K process;coprocessors;multi-threading;
%K processor;data
%K series;Tesla
%K sums;randomization
%X We present a number of optimization techniques to compute prefix sums on linked lists and implement them on multithreaded GPUs using CUDA. Prefix computations on linked structures involve in general highly irregular fine grain memory accesses that are typical of many computations on linked lists, trees, and graphs. While the current generation of GPUs provides substantial computational power and extremely high bandwidth memory accesses, they may appear at first to be primarily geared toward streamed, highly data parallel computations. In this paper, we introduce an optimized multithreaded GPU algorithm for prefix computations through a randomization process that reduces the problem to a large number of fine-grain computations. We map these fine-grain computations onto multithreaded GPUs in such a way that the processing cost per element is shown to be close to the best possible. Our experimental results show scalability for list sizes ranging from 1M nodes to 256M nodes, and significantly improve on the recently published parallel implementations of list ranking, including implementations on the Cell Processor, the MTA-8, and the NVIDIA GeForce 200 series. They also compare favorably to the performance of the best known CUDA algorithm for the scan operation on the Tesla C1060.
%B Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on
%P 1 - 8
%8 2010/04//
%G eng
%R 10.1109/IPDPS.2010.5470455