Towards Realizing a PRAM-On-Chip Vision

Uzi Vishkin
University of Maryland
Commodity computer systems

Chapter 1 1946—2003: Serial. Clock frequency: \( \sim a^{y-1945} \)

Chapter 2 2004--: Parallel. '#"cores"': \( \sim d^{y-2003} \) Clock freq: flat.

Programmer’s IQ? Flat..

2007: Reason to be a bit alarmed. Serious recession may be upon us. All vendors committed to multi-cores. Yet, their architecture and how to program them for single task completion time not clear

Avoid investment in long-term SW development since architecture is about to change

Architecture instability bad for business: Must be addressed ASAP
Need

A general-purpose parallel computer framework [“successor to the Pentium for the multi-core era”] that:

(i)  is easy to program;

(ii) gives good performance with any amount of parallelism provided by the algorithm; namely, up- and down-scalability including backwards compatibility on serial code;

(iii) supports application programming (VHDL/Verilog, OpenGL, MATLAB) and performance programming; and

(iv) fits current chip technology and scales with it.

(in particular: strong speed-ups for single-task completion time)

Main Point of talk: PRAM-On-Chip@UMD is addressing (i)-(iv).
We (HPPC) got to be practical

<=5yrs window of opportunity for parallel computing to become the dominant paradigm, or industry will be fed up.

Practical: ~3 solid “multi-core” platforms; each contributes to platform of choice.

😊 May be too late to start now “your own” whole-new multi-core system (unless extraordinary surprise).

[Took decade+ for many to develop the PRAM; will you develop yourself a new general-purpose theory of parallel algorithms by 2012?!]

“But what can I do?”

Main Point ➔ PRAM-On-Chip candidate platform.

2nd Point: preliminary thoughts on what you can do.
Point 2 Trial balloon: Open-Source PRAM-On-Chip

• PRAM silicon is here and more is coming \( \rightarrow \) freedom & opportunity for ALL: pursue related research and education, upgrade, deploy.

• Profs: Use system remotely in a parallel alg/prog course. Documentation available.

• Open source: compiler and architecture. Research, upgrade, deploy, feed back to source.

• Subject to open source licensing yet to be developed. E.g., free for non-commercial

• Vendors welcome to contribute. But no need to suspend progress till they do.

• Any feedback (suggestion, criticism) is welcome. Let’s talk if you are interested.
The Pain of Parallel Programming

- Parallel programming is currently too difficult, making it unacceptable for many objectives.
  - To many users programming existing parallel computers is "as intimidating and time consuming as programming in assembly language" [NSF Blue-Ribbon Panel on Cyberinfrastructure].
- Tribal lore, parallel programming profs, DARPA HPCS Development Time study (2004-2008): "Parallel algorithms and programming for parallelism is easy. What is difficult is the programming/tuning for performance."
- J. Hennessy: "Many of the early ideas were motivated by observations of what was easy to implement in the hardware rather than what was easy to use" Reasonable to question build-first figure-out-how-to-program-later architectures.
- Clear lesson of decades of parallel computing research: parallel programming must be properly resolved.

Note To meet timing constraints, some slides have detailed counterparts under "back-up slides"
Solution Approach to Parallel Programming Pain

• Parallel programming hardware should be a natural outgrowth of a well-understood parallel programming methodology
  – Methodology first
  – Build architecture
  – Validate approach

A parallel programming methodology got to start with parallel algorithms—exactly where our approach is coming from.

[Parallel algorithms had to be new. The rest can be obtained using a pathway of levers. Special slide at the end.]
Parallel Random-Access Machine/Model (PRAM)

Serial RAM Step: 1 op (memory/etc).
PRAM Step: many ops.

1979- : THEORY figure out how to think algorithmically in parallel (Also, ICS07 Tutorial). Had 2 basic options: preach or do. Do more fun, but: “In theory there is no difference between theory and practice but in practice there is”

1997- : PRAM-On-Chip@UMD: derive specs for architecture; design and build
Example of PRAM-like Algorithm

Input: (i) All world airports. (ii) For each, all airports to which there is a non-stop flight. Find: smallest number of flights from DCA to every other airport.

**Basic algorithm**
Step i:
*For all* airports requiring i-1 flights
  *For all* its outgoing flights
  Mark (concurrently!) all “yet unvisited” airports as requiring i flights (*note nesting*)

**Serial**: uses “serial queue”. O(T) time; T – total # of flights

**Parallel**: parallel data-structures. Inherent serialization: S.

Gain relative to serial: (first cut) \(\sim T/S!\) Decisive also relative to coarse-grained parallelism.

Note: (i) “Concurrently”: only change to serial algorithm (ii) No “decomposition”/“partition” (iii) Takes the better part of a semester to teach!

Please take into account that based on experience with scores of good students this semester-long course is needed to make full sense of the approach presented here.
The PRAM Rollercoaster ride

Late 1970’s Theory work began

UP Won the battle of ideas on parallel algorithmic thinking. No silver or bronze!

Model of choice in all theory/algorithms communities.

1988-90: Big chapters in standard algorithms textbooks.

DOWN FCRC’93: “PRAM is not feasible”. [‘93+ despair → no good alternative! Where vendors expect good enough alternatives to come from in 2007?]

UP Highlights: eXplicit-multi-threaded (XMT) FPGA-prototype computer (not simulator), SPAA’07; ASIC tape-out of interconnection network, HotI’07.
**PRAM-On-Chip**

- Reduce general-purpose single-task completion time.
- Go after any amount/grain/regularity of parallelism you can find.
- Premises (1997):
  - within a decade transistor count will allow an on-chip parallel computer (1980: 10Ks; 2010: 10Bs)
  - Will be possible to get good performance out of PRAM algorithms
  - Speed-of-light collides with 20+GHz serial processor. [Then came power ..]
  - Envisioned general-purpose chip parallel computer succeeding serial by 2010
- But why? crash course on parallel computing
  - How much processors-to-memories bandwidth?
    - Enough
    - Limited
  - Ideal Programming Model: PRAM
  - Programming difficulties
- PRAM-On-Chip provides enough bandwidth for on-chip processors-to-memories interconnection network. XMT: enough bandwidth for on-chip interconnection network. [Balkan, Horak, Qu, V-HotInterconnects’07: 9mmX5mm, 90nm ASIC tape-out]

One of several basic differences relative to “PRAM realization comrades”: NYU Ultracomputer, IBM RP3, SB-PRAM and MTA.

- PRAM was just ahead of its time.

Culler-Singh 1999: “Breakthrough can come from architecture if we can somehow…truly design a machine that can look to the programmer like a PRAM”
How does it work

“Work-depth” Algs Methodology (source SV82) State all ops you can do in parallel. Repeat. Minimize: Total #operations, #rounds The rest is skill.

- **Program** single-program multiple-data (SPMD). Short (not OS) threads. Independence of order semantics (IOS). XMTC: C plus 3 commands: Spawn+Join, Prefix-Sum Unique First parallelism. Then decomposition

**Programming methodology** Algorithms → effective programs.
Extend the SV82 Work-Depth framework from PRAM to XMTC

Or **Established APIs** (VHDL/Verilog, OpenGL, MATLAB) “win-win proposition”

→ **Compiler** minimize length of sequence of round-trips to memory; take advantage of architecture enhancements (e.g., prefetch). [ideally: given XMTC program, compiler provides decomposition: “teach the compiler”]

**Architecture** Dynamically load-balance concurrent threads over processors. “OS of the language”. (Prefix-sum to registers & to memory.)
PERFORMANCE PROGRAMMING & ITS PRODUCTIVITY

Basic Algorithm (sometimes informal)

Add data-structures (for serial algorithm)

Serial program (C)

Add parallel data-structures (for PRAM-like algorithm)

Parallel program (XMT-C)

1. Standard Computer
2. Parallel Programming (Culler-Singh)

3. Decomposition
   - Assignment
   - Orchestration
   - Mapping

4. XMT Computer (or Simulator)

- 4 easier than 2
- Problems with 3
- 4 competitive with 1: cost-effectiveness; natural

Low overheads!
How-To Nugget - Time allows only one

Seek 1st (?) upgrade of program-counter & stored program since 1946

Virtual over physical: distributed solution

When PC1 hits Spawn, a spawn unit broadcasts 1000000 and the code to PC1, PC2, PC1000 on a designated bus
PRAM-On-Chip Silicon

**Specs and aspirations**

<table>
<thead>
<tr>
<th>n=m</th>
<th>64</th>
</tr>
</thead>
<tbody>
<tr>
<td># TCUs</td>
<td>1024</td>
</tr>
</tbody>
</table>

- Multi GHz clock rate
- Get it to scale to cutting edge technology
- Proposed answer to the many-core era: “successor to the Pentium”?

**FPGA Prototype built**

n=4, 
#TCUs=64, m=8, 75MHz.

The system consists of 3 FPGA chips:
2 Virtex-4 LX200 & 1 Virtex-4 FX100 (Thanks Xilinx!)
- Cache coherence defined away: Local cache only at master thread control unit (MTCU)
- Prefix-sum functional unit (F&A like) with global register file (GRF)
- Reduced global synchrony
- Overall design idea: no-busy-wait FSMs
Some experimental results

- AMD Opteron 2.6 GHz, RedHat Linux Enterprise 3, 64KB+64KB L1 Cache, 1MB L2 Cache (none in XMT), memory bandwidth 6.4 GB/s (X2.67 of XMT)

- M_Mult was 2000X2000  QSort was 20M

- XMT enhancements: Broadcast, prefetch + buffer, non-blocking store, non-blocking caches.

<table>
<thead>
<tr>
<th>XMT Wall clock time (in seconds)</th>
<th>App.</th>
<th>XMT Basic</th>
<th>XMT</th>
<th>Opteron</th>
</tr>
</thead>
<tbody>
<tr>
<td>M-Mult</td>
<td>179.14</td>
<td>63.7</td>
<td>113.83</td>
<td></td>
</tr>
<tr>
<td>QSort</td>
<td>16.71</td>
<td>6.59</td>
<td>2.61</td>
<td></td>
</tr>
</tbody>
</table>

Assume (arbitrary yet conservative)
ASIC XMT: 800MHz and 6.4GHz/s
Reduced bandwidth to .6GB/s and projected back by 800X/75

<table>
<thead>
<tr>
<th>XMT Projected time (in seconds)</th>
<th>App.</th>
<th>XMT Basic</th>
<th>XMT</th>
<th>Opteron</th>
</tr>
</thead>
<tbody>
<tr>
<td>M-Mult</td>
<td>23.53</td>
<td>12.46</td>
<td>113.83</td>
<td></td>
</tr>
<tr>
<td>QSort</td>
<td>1.97</td>
<td>1.42</td>
<td>2.61</td>
<td></td>
</tr>
</tbody>
</table>
Experience with new FPGA computer

Included: basic compiler [Tzannes, Caragea, Barua, V]. New computer used: to validate past speedup results.

Zooming on Spring’07 parallel algorithms class @UMD
- Standard PRAM class. 30 minute review of XMT-C.
- Reviewed the architecture only in the last week.
- 6(!) significant programming projects (in a theory course).
- FPGA+compiler operated nearly flawlessly.

Sample speedups over best serial by students Selection: 13X.
  Sample sort: 10X. BFS: 23X. Connected components: 9X.

Students’ feedback: “XMT programming is easy” (many), “The XMT computer made the class the gem that it is”, “I am excited about one day having an XMT myself!”

11-12,000X relative to cycle-accurate simulator in S’06. Over an hour ➔ sub-second. (Year ➔ 46 minutes.)
More “keep it simple” examples

Algorithmic thinking and programming

- PRAM model itself; and the following plans:
- Work with motivated high-school students, Fall’07.
- 1st semester programming course. General UMD-Honors course. Recruitment tool: “CS&E is where the action is”. Spring’08.
- Undergrad parallel algorithms course. Spring’08

XMT architecture and ease of implementing it

Single (hard working) student (X. Wen) completed synthesizable Verilog description AND the new FPGA-based XMT computer (+ board) in slightly more than two years. No prior design experience.

➔ faster time to market, lower implementation cost.
XMT Development

- **Hardware Track**
  - **Interconnection network.** Led so far to:
    - ASAP’06 Best paper award for mesh of trees (MoT) study
    - Using IBM+Artisan tech files: 4.6 Tbps average output at max frequency (1.3 - 2.1 Tbps for alt networks)! No way to get such results without such access
    - 90nm ASIC tapeout
      - Bare die photo of 8-terminal interconnection network chip IBM 90nm process, 9mm x 5mm fabricated (August 2007)
  - Synthesizable Verilog of the **whole architecture.** Led so far to:
    - Cycle accurate simulator. Slow. For 11-12K X faster:
    - 1st commitment to silicon—64-processor, 75MHz computer; uses FPGA:
      - Industry standard for pre-ASIC prototype; have done our homework for ASIC
    - 1st ASIC prototype?? 90nm ASIC tapeout this year? 4-5 grad students working
XMT Development (cont’d)

• **Compiler**  
  - Done: Basic. To do: Optimizations. Match HW enhancement.  
  - Basic, yet stable, compiler completed  
  - Under development: prefetch, clustering, broadcast, nesting, non-blocking store. Optimizations.

• **Applications**  
  - Methodology for advancing from PRAM algorithms to efficient programs  
  - Understanding of backwards compatibility with (standard) higher level programming interfaces (e.g., Verilog/VHDL, OpenGL, MATLAB)  
  - More work on applications with progress on compiler, cycle-accurate simulator, new XMT FPGA and ASIC. Feedback loop to HW/compiler.  
  - A DoD-related benchmark coming
Tentative DoD-related speedup result

- DARPA HPC Scalable Synthetic Compact Application (SSCA 2) Benchmark – Graph Analysis. (Problems size: 32k vertices, 256k edges.)

<table>
<thead>
<tr>
<th>Speedup</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>72.68</td>
<td>Kernel 1: Builds the graph data structure from the set of edges</td>
</tr>
<tr>
<td>94.02</td>
<td>Kernel 2: Searches multigraph for desired maximum integer weight, and desired string weight</td>
</tr>
<tr>
<td>173.62</td>
<td>Kernel 3: Extracts desired subgraphs, given start vertices and path length</td>
</tr>
<tr>
<td>N/A</td>
<td>Kernel 4: Extracts clusters (cliques) to help identify the underlying graph structure</td>
</tr>
</tbody>
</table>

- HPC Challenge Benchmarks

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Speedup</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DGEMM</td>
<td>580.28</td>
<td>Dense (integer) matrix multiplication. Matrix size: 256x256.</td>
</tr>
<tr>
<td>HPL(LU)</td>
<td>54.62</td>
<td>Linear equation system solver. Speedup computed for LU factorization kernel, integer values. XMT configuration: 256TCUs in 16Clusters. Matrix size: 256x256.</td>
</tr>
</tbody>
</table>

Serial programs are run on the Master TCU of XMT. All memory requests from Master TCU are assumed to be Master Cache hits—An advantage to serial programs. Parallel programs are ran with 2MB L1 cache 64X2X16KB. L1 cache miss is served from L2, which is assumed preloaded (by an L2 prefetching mechanism). Prefetching to prefetch buffers, broadcasting and other optimization have been manually inserted in assembly. Except for HPL(LU), XMT is assumed to have 1024 TCUs grouped in 64 clusters.
More XMT Outcomes & features

- Backwards compatible (&competitive) for serial
- Works with whatever parallelism. scalable (grain, irregular)

• Programming methodology & training kit (3 docs: 150 pages)
  - Hochstein-Basili: 50% development time of MPI for MATVEC (2nd vs 4th programming assignment at UCSB)
  - Class tested: parallel algorithms (not programming) class, assignments on par with serial class
Application-Specific Potential of XMT

- Chip-supercomputer chassis for application-optimized ASIC.
  - General idea: Fit to suit – function, power, clock
  - More/less FU of any type
  - Memory size/issues
  - Interconnection options; synchrony levels
  - All: easy to program & jointly SW compatible.

Examples: MIMO; Support in one system >1 SW defined radio/wireless standards; recognition of need for general-purpose platforms in AppS is growing; reduce synchrony of int. connect for power (battery life)
Questions to profs and other researchers

Why continue teaching only for yesterday’s serial computers? Instead:

1. Teach parallel algorithmic thinking.
2. Give PRAM-like programming assignments.
3. Have your students’ compile and run remotely on our FPGA machine(s) at UMD.

Compare with (painful to program) decomposition step in other approaches.

Will you be interested in:
- Such reaching
- Open source access to compiler
- Open source access to hardware (IP cores)

Please let me know: vishkin@umd.edu
Other approaches

None has a competitive parallel programming model, or supports a broad range of APIs

• Streaming: XMT can emulate (using prefetch). Not the opposite.

• Transactional memory: OS threads+PS. Like streaming, does some things well, not others.
  – What TM can do XMT can, but not the opposite.
  – TM less of a change to past architectures. But, why architecture loyalty? backwards compatibility on code is important

• Cell-Processor Based: Not easy to program. Streaming&cell: some nice speed-ups.
Summary of technical pathways
It is all about (2nd class) levers

Reported:
Parallel algorithms. First principles. Alien culture: had to do from scratch. (No lever)

Levers:
1. Input: Parallel algorithm. Output: Parallel architecture.
2. Input: Parallel algorithms & architectures. Output: parallel programming

Proposed:
• Input: Above. Output: For select AppS application niche.
• Input: Above Apps. Output: GP.
Bottom Line

Cures a potentially fatal problem for growth of general-purpose processors: How to program them for single task completion time?
Positive record

<table>
<thead>
<tr>
<th>Proposal</th>
<th>Over-Delivering</th>
</tr>
</thead>
<tbody>
<tr>
<td>NSF ‘97-’02</td>
<td>experimental algs. architecture</td>
</tr>
<tr>
<td>NSF 2003-8</td>
<td>arch. simulator</td>
</tr>
<tr>
<td>DoD 2005-7</td>
<td>FPGA</td>
</tr>
<tr>
<td></td>
<td>FPGA+ASIC</td>
</tr>
</tbody>
</table>
Final thought: Created our own coherent planet

- When was the last time that a professor offered a (separate) algorithms class on own language, using own compiler and own computer?
- Colleagues could not provide an example since at least the 1950s. Have we missed anything?
List of recent papers


Contact Information

Uzi Vishkin
The University of Maryland Institute for Advanced Computer Studies (UMIACS) and Electrical and Computer Engineering Department
Room 2365, A.V. Williams Building
College Park, MD 20742-3251
Phone 301-405-6763. Shared fax: 301-314-9658
Home page: http://www.umiacs.umd.edu/~vishkin/
Back up slides

From here on all slides are back-up slides as well as odd and ends
Solution Approach to Parallel Programming Pain

- Parallel programming hardware should be a natural outgrowth of a well-understood parallel programming methodology
  - Methodology first
  - Architecture specs should fit the methodology
  - Build architecture
  - Validate approach

A parallel programming methodology got to start with parallel algorithms--exactly where our approach is coming from
Parallel Random Access Model
(started for me in 1979)

• PRAM Theory
  – Assume latency for arbitrary number of memory accesses is the same as for one access.
  – Full overheads model (like serial RAM).
  – Model of choice for parallel algorithms in all major algorithms/theory communities. No real competition!
  – Main algorithms textbooks included PRAM algorithms chapters by 1990
  – Huge knowledge-base
  – Parallel computer architecture textbook [CS-99]: “. . . breakthrough may come from architecture if we can truly design a machine that can look to the programmer like a PRAM”
How does it work

**Algorithms**  State all that can be done in parallel next. Repeat.

Minimize: Total #operations, #rounds  Arbitrary CRCW PRAM SV-82a+b

**Program**  single-program multiple-data (SPMD). Short (not OS) threads.

Independence of order semantics (IOS). Nesting possible. XMTC: C plus 3 commands: Spawn+Join, Prefix-Sum

![Diagram of parallel and serial mode with Spawn and Join operations]

**Programming methodology**  Algorithms $\rightarrow$ effective programs.

General Idea: Extend the SV-82b Work-Depth framework from PRAM to XMTC

Or **Established APIs** (VHDL/Verilog, OpenGL, MATLAB) “win-win proposition”

$\rightarrow$ **Compiler**  prefetch, clustering, broadcast, nesting implementation, non-blocking stores, minimize length of sequence of round-trips to memory

New XMT (FPGA-based) computer: Backup slide

Some Specs

<table>
<thead>
<tr>
<th>Feature</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>System clock rate</td>
<td>75MHz</td>
</tr>
<tr>
<td>Memory size</td>
<td>1GB DDR2 SODIMM</td>
</tr>
<tr>
<td>Memory data rate</td>
<td>300 MHz, 2.4 GB/s</td>
</tr>
<tr>
<td># TCUs</td>
<td>64 (4 x 16)</td>
</tr>
<tr>
<td>Shared cache size</td>
<td>64KB (8X 8KB)</td>
</tr>
<tr>
<td>MTCU local cache size</td>
<td>8KB</td>
</tr>
</tbody>
</table>

Execution time

<table>
<thead>
<tr>
<th>App</th>
<th>XMT Basic</th>
<th>XMT Enhanced</th>
<th>AMD</th>
</tr>
</thead>
<tbody>
<tr>
<td>M-Mult</td>
<td>182.8 sec</td>
<td>80.44</td>
<td>113.83</td>
</tr>
<tr>
<td>QSort</td>
<td>16.06</td>
<td>7.57</td>
<td>2.61</td>
</tr>
</tbody>
</table>

AMD Opteron 2.6 GHz, RedHat Linux Enterprise 3, 64KB+64KB L1 Cache, 1MB L2 Cache (none in XMT), memory bandwidth 6.4 GB/s (X2.67 of XMT)

M_Mult was 2000X2000: XMT beats AMD Opteron
QSort was 20M

Note: First commitment to silicon. “We can build”.

Aim: prototype main features.
No FP. 64→32-bit.
Imperfect reflection of ASIC performance
Irrelevant for power.

XMT Block Diagram – Back-up slide

Processing clusters

TCUs

Functional units

Registers

TCU instruction cache

Read buffers

Hash function

All TCU clusters to all memory modules interconnection network

Broadcast parallel segments to TCUs

1st level shared cache

2nd level shared cache

Memory modules

1st level private cache

1st level instruction cache

Master TCU

PS FU & global reg
<table>
<thead>
<tr>
<th></th>
<th>MOT-64</th>
<th>HYC-64 Typical</th>
<th>HYC-64 Max tput/cycle</th>
<th>BF-64 Typical</th>
<th>BF-64 Max tput/cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of packet registers</td>
<td>24k</td>
<td>3k</td>
<td>49k</td>
<td>6k</td>
<td>98k</td>
</tr>
<tr>
<td>Switch Complexity:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Switch Delay and</td>
<td>0.43 ns</td>
<td>1.3 ns, 1 stage</td>
<td>2.0 ns, 3 stages</td>
<td>1.0 ns, 3</td>
<td>1.7 ns, 3</td>
</tr>
<tr>
<td>Pipeline Stages / Switch</td>
<td>1 stage</td>
<td>3 stages</td>
<td>3 stages</td>
<td>stages</td>
<td>stages</td>
</tr>
<tr>
<td>End-to-end packet latency</td>
<td>13</td>
<td>19</td>
<td>19</td>
<td>19</td>
<td>19</td>
</tr>
<tr>
<td>with low traffic (cycles)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>End-to-end packet latency</td>
<td>23</td>
<td>N/A</td>
<td>38</td>
<td>N/A</td>
<td>65</td>
</tr>
<tr>
<td>with high traffic (cycles)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum operating Frequency</td>
<td>2.32</td>
<td>1.34</td>
<td>0.76</td>
<td>1.62</td>
<td>0.84</td>
</tr>
<tr>
<td>(GHz)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cumulative Peak Tput at max</td>
<td>4.7</td>
<td>2.7</td>
<td>1.6</td>
<td>3.3</td>
<td>1.7</td>
</tr>
<tr>
<td>Frequency (Tbps)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cumulative Avg Tput at max</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency (Tbps)</td>
<td>4.6</td>
<td>2.1</td>
<td>1.3</td>
<td>1.8</td>
<td>1.6</td>
</tr>
<tr>
<td>Cumulative Avg Tput at 0.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GHz clock, (Tbps)</td>
<td>0.99</td>
<td>0.78</td>
<td>0.86</td>
<td>0.56</td>
<td>0.95</td>
</tr>
</tbody>
</table>

Technology files (IBM+Artisan) allowed this work
Backup slide: Assumptions

• **Typical** HYC/BF configurations have $v=4$ virtual channels (packet buffers)
• **Max Tput/Cycle** As one way for comparing the 3 topologies, a frequency (.5 GHz) was picked. For that frequency, throughout of both HYC and BF is maximized by configuring them to have $v=64$ virtual channels. As a result, we can compare the throughput of the 3 topologies by simply measuring packets per cycle. This effect is reflected at the bottom row, where all networks run at the same frequency. As can be seen, at that frequency, the max tput/cycle configurations performs better than their $v=4$ counterparts.
• **End-to-end packet latency** is measured
  – At 1% of network capacity for low traffic
  – At 90% of network capacity for high traffic
  – Network capacity is 1 packet delivered per port per cycle
• **Typical** configurations of HYC and BF could not support high traffic, they reach saturation at lower traffic rates.
  – **Typical** HYC saturates around 75% traffic
  – **Typical** BF saturates around 50% traffic
• **Cumulative Tput** includes all 64 ports
More XMT Outcomes & features

- Easiest approach to parallel algorithm & programming (PRAM) gives effective programs. *Irregular & fine-grained. Established APIs (VHDL/Verilog, OpenGL, MATLAB)
- Extendable to high-throughput light tasks (e.g., random-access)
- Works with whatever parallelism. scalable (grain, irregular)
- Backwards compatible (&competitive) for serial

• Programming methodology & training kit (3 docs: 150 pages)
  - Hochstein-Basili: 50% development time of MPI for MATVEC (2nd vs 4th programming assignment at UCSB)
  - Class tested: parallel algorithms (not programming) class, assignments on par with serial class

• Single inexperienced student in 2+ years from initial Verilog design: FPGA of a Billion transistor architecture that beats 2.6 GHz AMD Proc. On M_Mult. Validates: XMT architecture (not only the prog model) is a very simple concept. Implies: faster time to market, lower implementation cost.
The XMT Overall Design Challenge

• Assume algorithm scalability is available.
• Hardware scalability: put more of the same
• ... but, how to manage parallelism coming from a programmable API?

Spectrum of Explicit Multi-Threading (XMT) Framework

• Algorithms -- > architecture -- > implementation.
• XMT: strategic design point for fine-grained parallelism
• New elements are added only where needed

Attributes

• Holistic: A variety of subtle problems across different domains must be addressed:
• Understand and address each at its correct level of abstraction
**Snapshot: XMT High-level language**

**Cartoon** Spawn creates threads; a thread progresses at its own speed and expires at its Join. Synchronization: only at the Joins. So, virtual threads avoid busy-waits by expiring. New: Independence of order semantics (IOS).

The **array compaction** (artificial) problem

**Input**: Array A[1..n] of elements.
**Map** in some order all A(i) not equal 0 to array D.

For program below:

e$ local to thread $;

x is 3
**XMT-C**


**Essence of an XMT-C program**

```
int x = 0;
Spawn(0, n) /* Spawn n threads; $ ranges 0 to n – 1 */
{ int e = 1;
  if (A[$] not-equal 0)
    { PS(x,e);
      D[e] = A[$] }
}
```

```
n = x;
```

Notes: (i) PS is defined next (think F&A). See results for e0, e2, e6 and x. (ii) Join instructions are implicit.
XMT Assembly Language

Standard assembly language, plus 3 new instructions: Spawn, Join, and PS.

The PS multi-operand instruction

New kind of instruction: Prefix-sum (PS).

Individual PS, PS Ri Rj, has an inseparable (“atomic”) outcome:

(i) Store Ri + Rj in Ri, and
(ii) Store original value of Ri in Rj.

Several successive PS instructions define a multiple-PS instruction. E.g., the sequence of k instructions:

PS R1 R2; PS R1 R3; ...; PS R1 R(k + 1)

performs the prefix-sum of base R1 elements R2,R3, ...,R(k + 1) to get:

R2 = R1; R3 = R1 + R2; ...; R(k + 1) = R1 + ... + Rk; R1 = R1 + ... + R(k + 1).

Idea: (i) Several ind. PS’s can be combined into one multi-operand instruction. (ii) Executed by a new multi-operand PS functional unit.
Mapping PRAM Algorithms onto XMT

(1) PRAM parallelism maps into a thread structure
(2) Assembly language threads are not-too-short (to increase locality of reference)
(3) the threads satisfy IOS

How (summary):
I. Use work-depth methodology [SV-82] for “thinking in parallel”. The rest is skill.
II. Go through PRAM or not. Ideally compiler:
III. Produce XMTC program accounting also for:
   (1) Length of sequence of round trips to memory,
   (2) QRQW.
Issue: nesting of spawns.
Some BFS Example conclusions

(1) Describe using simple nesting: for each vertex of a layer, for each of its edges...

(2) Since only single-spawns can be nested (reason beyond current presentation), for some cases (generally smaller degrees) nesting single-spawns works best, while for others flattening works better.

(3) Use nested spawn for improved development time and let compiler derive best implementation.
The Memory Wall

Concerns: 1) latency to main memory, 2) bandwidth to main memory.
Position papers: “the memory wall” (Wulf), “its the memory, stupid!” (Sites)

Note: (i) Larger on chip caches are possible; for serial computing, return on using them: diminishing. (ii) Few cache misses can overlap (in time) in serial computing; so: even the limited bandwidth to memory is underused.

XMT does better on both accounts:
  • uses more the high bandwidth to cache.
  • hides latency, by overlapping cache misses; uses more bandwidth to main memory, by generating concurrent memory requests; however, use of the cache alleviates penalty from overuse.

Conclusion: using PRAM parallelism coupled with IOS, XMT reduces the effect of cache stalls.
Memory architecture, interconnects

• High bandwidth memory architecture.
  - Use hashing to partition the memory and avoid hot spots.
  - Understood, BUT (needed) departure from mainstream practice.

• High bandwidth on-chip interconnects

• Allow infrequent global synchronization (with IOS).
  Attractive: lower energy.

• Couple with strong MTCU for serial code.
Final thought: Created our own coherent planet

• When was the last time that a professor offered a (separate) algorithms class on own language, using own compiler and own computer?
• Colleagues could not provide an example since at least the 1950s. Have we missed anything?

Teaching:
Class programming homework on par with serial algorithms class. In one semester: multiplication of sparse matrix by vector, deterministic general sorting, randomized sorting, Breadth-First Search (BFS), log-time graph connectivity and spanning tree. In the past also: integer sorting, selection.
Consistent with claim that PRAM is a good alternative to serial RAM. Who else in parallel computing can say that?
Speed-up results from NNTV-03
Assumptions follow in 3 slides
Experimental Methodology

- **Simulator**
  - SimpleScalar parameters for instruction latencies
  - 1, 4, 16, 64, 256 TCUs

- **Configuration:**
  - 8 TCUs per cluster
  - 8K L1 cache
  - banked shared L2 cache 1MB

- **Programs rewritten in XMT**
  - Speedups of parallel XMT program compared to best serial program
    - parallel applications: scalability to high levels
    - speedups for less parallel, irregular applications
## First Application Set

<table>
<thead>
<tr>
<th>Domain</th>
<th>Program</th>
<th>source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scientific Computation</td>
<td>1.jacobi</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2.tomcatv</td>
<td>SPEC95</td>
</tr>
<tr>
<td>Linear Algebra</td>
<td>3.mmult</td>
<td>Livermore Loops</td>
</tr>
<tr>
<td></td>
<td>4.dot</td>
<td>Livermore Loop</td>
</tr>
<tr>
<td>Database</td>
<td>5.dbscan</td>
<td>[]</td>
</tr>
<tr>
<td></td>
<td>6.dbtree</td>
<td>MySQL</td>
</tr>
<tr>
<td>Image processing</td>
<td>7.convolution</td>
<td>[]</td>
</tr>
</tbody>
</table>

- **Computation:**
  - regular,
  - mostly array based,
  - limited synchronization needed
## Second Application Set

| Domain            | Program  | source  
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Sorting Algorithms</td>
<td>1. quicksort</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2. radixsort</td>
<td>(SPLASH)</td>
</tr>
<tr>
<td>graph traversal</td>
<td>3. dag</td>
<td></td>
</tr>
<tr>
<td>image processing</td>
<td>5. perimeter</td>
<td>Olden</td>
</tr>
</tbody>
</table>

- **Computation:**
  - irregular,
  - unpredictable
  - synchronization needed
Parallel Random Access Model

(Recognizing par algs as an alien culture, “parallel-algorithms-first”--as opposed to: build-first, figure-out how to program later--started for me in 1979)

• PRAM Theory
  – Assume latency for arbitrary number of memory accesses is the same as for one access.
  – Model of choice for parallel algorithms in all major algorithms/theory communities. No real competition!
  – Main algorithms textbooks included PRAM algorithms chapters by 1990
  – Huge knowledge-base
  – Parallel computer architecture textbook [CS-99]: “.. breakthrough may come from architecture if we can truly design a machine that can look to the programmer like a PRAM”