Poster: Easy PRAM-based High-performance Parallel Programming with ICE

Fady Ghanim1
Rajeev Barua1
Uzi Vishkin1,2

1Electrical and Computer Engineering Department
2University of Maryland Institute for Advanced Computer Studies (UMIACS)
University of Maryland
College Park, MD, 20742, USA
{fganim,barua,vishkin}@umd.edu

ABSTRACT

Large performance growth for processors requires exploitation of hardware parallelism, which, itself, requires parallelism in software. In spite of massive efforts, automatic parallelization of serial programs has had limited success mostly for regular programs with affine accesses, but not for many applications including irregular ones. It appears that the bare minimum that the programmer needs to spell out is which operations can be executed in parallel. However, parallel programming today requires so much more. The programmer is expected to partition a task into subtasks (often threads) so as to meet multiple constraints and objectives, involving data and computation partitioning, locality, synchronization, race conditions, limiting and hiding communication latencies. It is no wonder that this makes parallel programming hard, drastically reducing programmer’s productivity and performance gains hence reducing adoption by programmers and their employers.

Suppose, however, that the effort of the programmer is reduced to merely stating operations that can be executed in parallel, the ‘work-depth’ bare minimum abstraction developed for PRAM (the lead theory of parallel algorithms). What performance penalty should this incur? Perhaps surprisingly, the upshot of our work is that this can be done with no performance penalty relative to hand-optimized multi-threaded code.

CCS Concepts

• Theory of computation → Parallel algorithms; Computing methodologies → Parallel algorithms; Parallel programming languages; Computer systems organization → Parallel architectures;

Keywords

Parallel Programming Languages; ease of programming; ICE; Parallel Algorithms; PRAM

1. INTRODUCTION

Parallel programming for performance is hard. But, can parallel programming languages alone mitigate that? While languages can help, we believe that the answer lies in the whole ecosystem they represent: the underlying algorithmic theory (or lack thereof) they are based on, and whether parallel hardware can support irregular applications. What is needed is a well-integrated ecosystem of (i) an easy-to-program modeling model, backed by (ii) a solid algorithmic theory tailored to (iii) a hardware architecture capable of exploiting parallelism in irregular programs, and supported by (iv) an efficient compiler that makes them work in concert. While relying on a published platform, our work contributes: new programming model and compiler, and experimental evaluation of the compiler efficiency. In this work we use a new programming model called Immediate Concurrent Execution (ICE).

The Algorithm Theory. ICE is grounded in the Parallel Random Access Machine/Model (PRAM) algorithmic theory. Developed in the 1980s and early 1990s, PRAM is the parallel equivalent of the standard Random Access Machines serial algorithmic theory. PRAM is very rich and feature diverse in algorithms and techniques, and is very simple to use. The lead PRAM abstraction known as work-depth (WD) defines ICE. WD prescribes a sequence of time steps, each containing a set of operations to be executed concurrently within unit time. The ICE computation model abstracts away opportunities for using local memories, and minimizing communication or synchronization, work distribution and scheduling making it much easier to specify PRAM parallel algorithms. PRAM/ICE is a desirable choice for parallel programmers due to its expressiveness, brevity, and its aforementioned properties.

The Programming Language. The ICE programming model transcribes PRAM algorithms as-is. ICE extends the C language by the keyword pardo (imported from PRAM) for specifying lock-step parallelism. In a lock-step parallel program, each state-ment in a parallel loop executes exactly in the same cycle across all iterations. Example. Figure 1(b) provides ICE code for the basic PRAM list ranking algorithm, defined in 1(a). In every iteration of the serial while loop the pardo instruction guides that for every element i whose successor S(i) is not yet the last element: (i) its weight is updated to the distance to the successor of its current successor; and (ii) this successor of successor is first read (for all elements) and only later stored as the new successor; namely, the right hand side of all concurrent instructions is executed prior to the left hand side of any of these instructions.

The System Platform. We test case our programming model using the explicit multi-threaded (XMT) platform developed at the University of Maryland (UMD) [1] (not to be confused with the CRAY XMT). XMT was designed with irregular programs such as those found in PRAM algorithms in mind, which allows it to attain excellent performance for such programs. This made it an ideal platform for testing our work. The XMT architecture is programmed through a multi-threaded programming language called XMTC, which is a modest extension to the C language. XMTC uses spawn to express concurrent threads.
The ICE Lock-step assumption created a serious implementation challenge. Due to a variety of technology constraints (such as hierarchical memory and power), the quest for parallel scalability is mainly through multi-threading in hardware. Hence, for scaling practically all parallel programming languages use multi-threading, where a thread proceeds at its own pace until the next synchronization point. The XMT system platform is also multi-threaded and mainly through multi-threading in hardware. Hence, for scaling hierarchical memory and power), the quest for parallel scalability is mainly through multi-threading in hardware.

In this section we present the results of our experiments comparing the performance of ICE and hand-optimized XMTC. We developed a suite of 11 benchmarks based on common PRAM algorithms. For each benchmark, a pseudo-code was written, then based on that pseudo-code we implemented two versions: an XMTC version that is manually optimized for best performance, and the ICE version. The results are summarized in figure 3.

![Figure 3: ICE Net speedup normalized to optimized XMTC](image)

As we see in figure 3, ICE code achieves comparable performance to hand-optimized XMTC code, in spite of the latter taking considerably greater programming effort. ICE has a 0.76% speedup on average, with maximum slowdown of 2.5% when compared to the performance of optimized XMTC. We also notice that for some benchmarks, ICE has achieved a speed up when compared to hand-optimized XMTC. However, we do not claim in this work that ICE can provide speed ups over XMTC.

![Figure 2: The clustering algorithm](image)

When a pardo region is first split into multiple spawns, often there are more splits than necessary. By rearranging and grouping independent memory accesses into same spawn block we keep only the necessary splits. This is performed through a list scheduling scheme we call clustering. Figure 2 shows the algorithm used.

3. RESULTS

In this section we present the results of our experiments comparing the performance of ICE and hand-optimized XMTC. We developed a suite of 11 benchmarks based on common PRAM algorithms. For each benchmark, a pseudo-code was written, then based on that pseudo-code we implemented two versions: an XMTC version that is manually optimized for best performance, and the ICE version. The results are summarized in figure 3.

![Figure 1: Pointer jumping Algorithm](image)

The ICE Lock-step assumption created a serious implementation challenge. Due to a variety of technology constraints (such as hierarchical memory and power), the quest for parallel scalability is mainly through multi-threading in hardware. Hence, for scaling practically all parallel programming languages use multi-threading, where a thread proceeds at its own pace until the next synchronization point. The XMT system platform is also multi-threaded and mainly through multi-threading in hardware. Hence, for scaling hierarchical memory and power), the quest for parallel scalability is mainly through multi-threading in hardware.

2. TRANSLATION

In this work we translate programs written in ICE to the XMTC high level language. Parallel regions in ICE are expressed using the pardo keyword as seen in Figure 1(b). During translation barriers are introduced into parallel sections to maintain the correctness of the lock-step ICE program. Threads advance unpredictably at their own pace, which may result in executing memory reads and writes in a different order than originally intended. Barriers will ensure that the lock-step pacing is maintained. During translation, we split a pardo block into multiple spawn blocks. Splitting occurs at points where a barrier was added.

Splitting a pardo into multiple spawns and using memory to communicate information between spawns degrades performance, due to overhead. This is exacerbated when the number of splits is high. Hence it is crucial to avoid splitting whenever possible, and to mitigate the effects of the unavoidable splits. To minimize the number of splits needed, we rearrange memory accesses within a pardo region into clusters. Each cluster represents a spawn block. These clusters consist of a group of memory accesses that have no dependencies between them across different parallel contexts.

![Figure 2: The clustering algorithm](image)

When a pardo region is first split into multiple spawns, often there are more splits than necessary. By rearranging and grouping independent memory accesses into same spawn block we keep only the necessary splits. This is performed through a list scheduling scheme we call clustering. Figure 2 shows the algorithm used.